Instancing on DX10 - the follow up to the dx 9 instancing pdf ...
Bury
Read More »
I found this article interesting. I'm not sure if the chart they are showing supports some of the conclusions. I would like to know more info. For instance, when instancing and non-instanced performance interstects, is the application GPU or CPU bound? If it's GPU bound, then I'm not sure th ...
Bury
Read More »
Post-TnL cache sizes differ from card to card. Tom Forsyth (now working on Intel Larrabbe) of RAD Game Tools proposes a more general algorithm for Post-TNL cache optimization that accommodates varying Post-TNL cache size. ...
Bury
Read More »
Scatter and gather operations are essential to many parallel processing algorithms. This white paper details the performance analysis of both. ...
Bury
Read More »
Could this be the future way we implement GPGPU programming in DX? This language seems to map well to something like the Larrabee. ...
Bury
Read More »
It may surprise you. Do you know what occurs when inlining functions? ...
Bury
Read More »
Theme Select
Top Comments